A Verilog HDL Test Bench Primer
上传用户：南盗
上传日期：2014-09-15
文件类型：PDF
文件大小：63.94K
资料积分：0分 积分不够怎么办？
A Verilog HDL Test Bench PrimerA Verilog HDL Test Bench Primer
Application Note
Table of Contents
Introduction ...........................................................................................................1
Overview...............................................................................................................1
The Device Under Test (D.U.T.) ...........................................................................1
The Test Bench ....................................................................................................1
Instantiations.........................................................................................................2
Figure 1- DUT Instantiation............................................................................................. 2
Application Note
Table of Contents
Introduction ...........................................................................................................1
Overview...............................................................................................................1
The Device Under Test (D.U.T.) ...........................................................................1
The Test Bench ....................................................................................................1
Instantiations.........................................................................................................2
Figure 1- DUT Instantiation............................................................................................. 2
关键词： verilog hdl FPGA
加入微信
获取电子行业最新资讯
搜索微信公众号：EEPW
或用微信扫描左侧二维码